#include <xc.h>
 
// Configuration bits
#pragma config FOSC = HS     // High-speed oscillator
#pragma config WDTE = OFF    // Watchdog Timer Enable bit (WDT disabled)
#pragma config PWRTE = OFF   // Power-up Timer Enable bit (PWRT disabled)
#pragma config MCLRE = ON    // RE3/MCLR pin function select bit (MCLR pin enabled)
#pragma config CP = OFF      // Code Protection bit (Program memory code protection is disabled)
#pragma config CPD = OFF     // Data Code Protection bit (Data memory code protection is disabled)
#pragma config BOREN = ON    // Brown-out Reset Selection bits (BOR enabled)
#pragma config IESO = OFF    // Internal External Switchover bit (Internal/External Switchover mode is disabled)
#pragma config FCMEN = OFF   // Fail-Safe Clock Monitor Enabled bit (Fail-Safe Clock Monitor is disabled)
#pragma config LVP = OFF     // Low-Voltage Programming Enable bit (RB3/PGM pin has PGM function; low-voltage programming disabled)
#pragma config WRT = OFF     // Flash Program Memory Self Write Enable bits (Write protection off)
#pragma config BOR4V = BOR40V// Brown-out Reset Selection bit (Brown-out Reset set to 4.0V)
#pragma config WRTC = OFF    // Configuration register write-protection bit (Configuration registers are not write-protected)
#pragma config WRTB = OFF    // Boot Block Write Protection bit (Boot block is not write-protected)
#pragma config WRTD = OFF    // Data EEPROM Write Protection bit (Data EEPROM is not write-protected)
#pragma config EBTR0 = OFF   // Table Read Protection bit (00000-007FFh) (Block 0 is not protected from table reads executed in other blocks)
#pragma config EBTR1 = OFF   // Table Read Protection bit (00800-00FFFh) (Block 1 is not protected from table reads executed in other blocks)
#pragma config EBTRB = OFF   // Boot Block Table Read Protection bit (Boot block is not protected from table reads executed in other blocks)
 
void delay_1ms() {
    T0CON = 0x00;          // Timer0 with no prescaler, 16-bit mode
    TMR0H = 0xF6;          // Load high byte of initial value
    TMR0L = 0x3C;          // Load low byte of initial value
    T0CONbits.TMR0ON = 1;  // Turn on Timer0
 
    while (!INTCONbits.TMR0IF);  // Wait for Timer0 overflow flag to be set
 
    T0CONbits.TMR0ON = 0;  // Turn off Timer0
    INTCONbits.TMR0IF = 0; // Clear Timer0 overflow flag
}
 
void main() {
    TRISB = 0x00;  // Configure PORTB as output (for testing, toggle an LED)
    LATB = 0x00;   // Clear PORTB
 
    while (1) {
        LATBbits.LATB0 = ~LATBbits.LATB0; // Toggle RB0 (connected to an LED)
        delay_1ms(); // 1 ms delay
    }
}
 

I2luY2x1ZGUgPHhjLmg+CgovLyBDb25maWd1cmF0aW9uIGJpdHMKI3ByYWdtYSBjb25maWcgRk9TQyA9IEhTICAgICAvLyBIaWdoLXNwZWVkIG9zY2lsbGF0b3IKI3ByYWdtYSBjb25maWcgV0RURSA9IE9GRiAgICAvLyBXYXRjaGRvZyBUaW1lciBFbmFibGUgYml0IChXRFQgZGlzYWJsZWQpCiNwcmFnbWEgY29uZmlnIFBXUlRFID0gT0ZGICAgLy8gUG93ZXItdXAgVGltZXIgRW5hYmxlIGJpdCAoUFdSVCBkaXNhYmxlZCkKI3ByYWdtYSBjb25maWcgTUNMUkUgPSBPTiAgICAvLyBSRTMvTUNMUiBwaW4gZnVuY3Rpb24gc2VsZWN0IGJpdCAoTUNMUiBwaW4gZW5hYmxlZCkKI3ByYWdtYSBjb25maWcgQ1AgPSBPRkYgICAgICAvLyBDb2RlIFByb3RlY3Rpb24gYml0IChQcm9ncmFtIG1lbW9yeSBjb2RlIHByb3RlY3Rpb24gaXMgZGlzYWJsZWQpCiNwcmFnbWEgY29uZmlnIENQRCA9IE9GRiAgICAgLy8gRGF0YSBDb2RlIFByb3RlY3Rpb24gYml0IChEYXRhIG1lbW9yeSBjb2RlIHByb3RlY3Rpb24gaXMgZGlzYWJsZWQpCiNwcmFnbWEgY29uZmlnIEJPUkVOID0gT04gICAgLy8gQnJvd24tb3V0IFJlc2V0IFNlbGVjdGlvbiBiaXRzIChCT1IgZW5hYmxlZCkKI3ByYWdtYSBjb25maWcgSUVTTyA9IE9GRiAgICAvLyBJbnRlcm5hbCBFeHRlcm5hbCBTd2l0Y2hvdmVyIGJpdCAoSW50ZXJuYWwvRXh0ZXJuYWwgU3dpdGNob3ZlciBtb2RlIGlzIGRpc2FibGVkKQojcHJhZ21hIGNvbmZpZyBGQ01FTiA9IE9GRiAgIC8vIEZhaWwtU2FmZSBDbG9jayBNb25pdG9yIEVuYWJsZWQgYml0IChGYWlsLVNhZmUgQ2xvY2sgTW9uaXRvciBpcyBkaXNhYmxlZCkKI3ByYWdtYSBjb25maWcgTFZQID0gT0ZGICAgICAvLyBMb3ctVm9sdGFnZSBQcm9ncmFtbWluZyBFbmFibGUgYml0IChSQjMvUEdNIHBpbiBoYXMgUEdNIGZ1bmN0aW9uOyBsb3ctdm9sdGFnZSBwcm9ncmFtbWluZyBkaXNhYmxlZCkKI3ByYWdtYSBjb25maWcgV1JUID0gT0ZGICAgICAvLyBGbGFzaCBQcm9ncmFtIE1lbW9yeSBTZWxmIFdyaXRlIEVuYWJsZSBiaXRzIChXcml0ZSBwcm90ZWN0aW9uIG9mZikKI3ByYWdtYSBjb25maWcgQk9SNFYgPSBCT1I0MFYvLyBCcm93bi1vdXQgUmVzZXQgU2VsZWN0aW9uIGJpdCAoQnJvd24tb3V0IFJlc2V0IHNldCB0byA0LjBWKQojcHJhZ21hIGNvbmZpZyBXUlRDID0gT0ZGICAgIC8vIENvbmZpZ3VyYXRpb24gcmVnaXN0ZXIgd3JpdGUtcHJvdGVjdGlvbiBiaXQgKENvbmZpZ3VyYXRpb24gcmVnaXN0ZXJzIGFyZSBub3Qgd3JpdGUtcHJvdGVjdGVkKQojcHJhZ21hIGNvbmZpZyBXUlRCID0gT0ZGICAgIC8vIEJvb3QgQmxvY2sgV3JpdGUgUHJvdGVjdGlvbiBiaXQgKEJvb3QgYmxvY2sgaXMgbm90IHdyaXRlLXByb3RlY3RlZCkKI3ByYWdtYSBjb25maWcgV1JURCA9IE9GRiAgICAvLyBEYXRhIEVFUFJPTSBXcml0ZSBQcm90ZWN0aW9uIGJpdCAoRGF0YSBFRVBST00gaXMgbm90IHdyaXRlLXByb3RlY3RlZCkKI3ByYWdtYSBjb25maWcgRUJUUjAgPSBPRkYgICAvLyBUYWJsZSBSZWFkIFByb3RlY3Rpb24gYml0ICgwMDAwMC0wMDdGRmgpIChCbG9jayAwIGlzIG5vdCBwcm90ZWN0ZWQgZnJvbSB0YWJsZSByZWFkcyBleGVjdXRlZCBpbiBvdGhlciBibG9ja3MpCiNwcmFnbWEgY29uZmlnIEVCVFIxID0gT0ZGICAgLy8gVGFibGUgUmVhZCBQcm90ZWN0aW9uIGJpdCAoMDA4MDAtMDBGRkZoKSAoQmxvY2sgMSBpcyBub3QgcHJvdGVjdGVkIGZyb20gdGFibGUgcmVhZHMgZXhlY3V0ZWQgaW4gb3RoZXIgYmxvY2tzKQojcHJhZ21hIGNvbmZpZyBFQlRSQiA9IE9GRiAgIC8vIEJvb3QgQmxvY2sgVGFibGUgUmVhZCBQcm90ZWN0aW9uIGJpdCAoQm9vdCBibG9jayBpcyBub3QgcHJvdGVjdGVkIGZyb20gdGFibGUgcmVhZHMgZXhlY3V0ZWQgaW4gb3RoZXIgYmxvY2tzKQoKdm9pZCBkZWxheV8xbXMoKSB7CiAgICBUMENPTiA9IDB4MDA7ICAgICAgICAgIC8vIFRpbWVyMCB3aXRoIG5vIHByZXNjYWxlciwgMTYtYml0IG1vZGUKICAgIFRNUjBIID0gMHhGNjsgICAgICAgICAgLy8gTG9hZCBoaWdoIGJ5dGUgb2YgaW5pdGlhbCB2YWx1ZQogICAgVE1SMEwgPSAweDNDOyAgICAgICAgICAvLyBMb2FkIGxvdyBieXRlIG9mIGluaXRpYWwgdmFsdWUKICAgIFQwQ09OYml0cy5UTVIwT04gPSAxOyAgLy8gVHVybiBvbiBUaW1lcjAKCiAgICB3aGlsZSAoIUlOVENPTmJpdHMuVE1SMElGKTsgIC8vIFdhaXQgZm9yIFRpbWVyMCBvdmVyZmxvdyBmbGFnIHRvIGJlIHNldAoKICAgIFQwQ09OYml0cy5UTVIwT04gPSAwOyAgLy8gVHVybiBvZmYgVGltZXIwCiAgICBJTlRDT05iaXRzLlRNUjBJRiA9IDA7IC8vIENsZWFyIFRpbWVyMCBvdmVyZmxvdyBmbGFnCn0KCnZvaWQgbWFpbigpIHsKICAgIFRSSVNCID0gMHgwMDsgIC8vIENvbmZpZ3VyZSBQT1JUQiBhcyBvdXRwdXQgKGZvciB0ZXN0aW5nLCB0b2dnbGUgYW4gTEVEKQogICAgTEFUQiA9IDB4MDA7ICAgLy8gQ2xlYXIgUE9SVEIKCiAgICB3aGlsZSAoMSkgewogICAgICAgIExBVEJiaXRzLkxBVEIwID0gfkxBVEJiaXRzLkxBVEIwOyAvLyBUb2dnbGUgUkIwIChjb25uZWN0ZWQgdG8gYW4gTEVEKQogICAgICAgIGRlbGF5XzFtcygpOyAvLyAxIG1zIGRlbGF5CiAgICB9Cn0K