#include <stdio.h>
 
/* Scheduler includes. */
#include "FreeRTOS.h"
#include "task.h"
#include "queue.h"
#include "croutine.h"
 
/* Demo application includes. */
#include "partest.h"
 
 
// Select Internal FRC at POR
_FOSCSEL(FNOSC_FRC);
// Enable Clock Switching and Configure
_FOSC(FCKSM_CSECMD & OSCIOFNC_OFF);		// FRC + PLL
//_FOSC(FCKSM_CSECMD & OSCIOFNC_OFF & POSCMD_XT);		// XT + PLL
_FWDT(FWDTEN_OFF); 		// Watchdog Timer Enabled/disabled by user software
 
static void prvSetupHardware( void );
 
xTaskHandle hTask3 = NULL;
void Task1(void *params) {
for (;;) {
        _RB15 = ~_RB15; //comutare LED-ul 15
        vTaskDelay(2500);  // 2.5 secunde
 
        // Suspendă T3 după 10 secunde și îl reactivează după 15 secunde
        if (xTaskGetTickCount()>=(10000)) {
            vTaskSuspend(hTask3);  // Suspendă T3
        }
        if (xTaskGetTickCount() >= (15000)) {
            vTaskResume(hTask3);  // Reia T3
        }
    }
}
 
void Task2(void *params) {
	for (;;) {
        _RB12 = ~_RB12;  // Comută LED-ul 12
        vTaskDelay(500);  // 0.5 secunde
 
        // Creează T3 după 4 secunde de la pornirea aplicației
        if ((xTaskGetTickCount() >= 4000) && (hTask3 == NULL)) {
            xTaskCreate(Task3,(signed portCHAR *) "Ts3", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 2, &hTask3);
        }
    }
}
 
void Task3(void *params) {
	for (;;)
		{
		_RB13 =~ _RB13;
		vTaskDelay(1000);
		}
}
 
 
 
int main( void )
{
	/* Configure any hardware required for this demo. */
	prvSetupHardware();
 
	xTaskCreate(Task1, (signed portCHAR *) "Ts1", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
	xTaskCreate(Task2, (signed portCHAR *) "Ts2", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 3, NULL);
 
 
	/* Finally start the scheduler. */
	vTaskStartScheduler();
 
	return 0;
}
/*-----------------------------------------------------------*/
 
void initPLL(void)
{
// Configure PLL prescaler, PLL postscaler, PLL divisor
	PLLFBD = 41; 		// M = 43 FRC
	//PLLFBD = 30; 		// M = 32 XT
	CLKDIVbits.PLLPOST=0; 	// N1 = 2
	CLKDIVbits.PLLPRE=0; 	// N2 = 2
 
// Initiate Clock Switch to Internal FRC with PLL (NOSC = 0b001)
	__builtin_write_OSCCONH(0x01);	// FRC
	//__builtin_write_OSCCONH(0x03);	// XT
	__builtin_write_OSCCONL(0x01);
 
// Wait for Clock switch to occur
	while (OSCCONbits.COSC != 0b001);	// FRC
	//while (OSCCONbits.COSC != 0b011);	// XT
 
// Wait for PLL to lock
	while(OSCCONbits.LOCK!=1) {};
}
 
static void prvSetupHardware( void )
{
	//ADPCFG = 0xFFFF;				//make ADC pins all digital - adaugat
	vParTestInitialise();
	initPLL();
}
 
 
 

I2luY2x1ZGUgPHN0ZGlvLmg+CgovKiBTY2hlZHVsZXIgaW5jbHVkZXMuICovCiNpbmNsdWRlICJGcmVlUlRPUy5oIgojaW5jbHVkZSAidGFzay5oIgojaW5jbHVkZSAicXVldWUuaCIKI2luY2x1ZGUgImNyb3V0aW5lLmgiCgovKiBEZW1vIGFwcGxpY2F0aW9uIGluY2x1ZGVzLiAqLwojaW5jbHVkZSAicGFydGVzdC5oIgoKCi8vIFNlbGVjdCBJbnRlcm5hbCBGUkMgYXQgUE9SCl9GT1NDU0VMKEZOT1NDX0ZSQyk7Ci8vIEVuYWJsZSBDbG9jayBTd2l0Y2hpbmcgYW5kIENvbmZpZ3VyZQpfRk9TQyhGQ0tTTV9DU0VDTUQgJiBPU0NJT0ZOQ19PRkYpOwkJLy8gRlJDICsgUExMCi8vX0ZPU0MoRkNLU01fQ1NFQ01EICYgT1NDSU9GTkNfT0ZGICYgUE9TQ01EX1hUKTsJCS8vIFhUICsgUExMCl9GV0RUKEZXRFRFTl9PRkYpOyAJCS8vIFdhdGNoZG9nIFRpbWVyIEVuYWJsZWQvZGlzYWJsZWQgYnkgdXNlciBzb2Z0d2FyZQoKc3RhdGljIHZvaWQgcHJ2U2V0dXBIYXJkd2FyZSggdm9pZCApOwoKeFRhc2tIYW5kbGUgaFRhc2szID0gTlVMTDsKdm9pZCBUYXNrMSh2b2lkICpwYXJhbXMpIHsKZm9yICg7OykgewogICAgICAgIF9SQjE1ID0gfl9SQjE1OyAvL2NvbXV0YXJlIExFRC11bCAxNQogICAgICAgIHZUYXNrRGVsYXkoMjUwMCk7ICAvLyAyLjUgc2VjdW5kZQoKICAgICAgICAvLyBTdXNwZW5kxIMgVDMgZHVwxIMgMTAgc2VjdW5kZSDImWkgw65sIHJlYWN0aXZlYXrEgyBkdXDEgyAxNSBzZWN1bmRlCiAgICAgICAgaWYgKHhUYXNrR2V0VGlja0NvdW50KCk+PSgxMDAwMCkpIHsKICAgICAgICAgICAgdlRhc2tTdXNwZW5kKGhUYXNrMyk7ICAvLyBTdXNwZW5kxIMgVDMKICAgICAgICB9CiAgICAgICAgaWYgKHhUYXNrR2V0VGlja0NvdW50KCkgPj0gKDE1MDAwKSkgewogICAgICAgICAgICB2VGFza1Jlc3VtZShoVGFzazMpOyAgLy8gUmVpYSBUMwogICAgICAgIH0KICAgIH0KfQoKdm9pZCBUYXNrMih2b2lkICpwYXJhbXMpIHsKCWZvciAoOzspIHsKICAgICAgICBfUkIxMiA9IH5fUkIxMjsgIC8vIENvbXV0xIMgTEVELXVsIDEyCiAgICAgICAgdlRhc2tEZWxheSg1MDApOyAgLy8gMC41IHNlY3VuZGUKCiAgICAgICAgLy8gQ3JlZWF6xIMgVDMgZHVwxIMgNCBzZWN1bmRlIGRlIGxhIHBvcm5pcmVhIGFwbGljYcibaWVpCiAgICAgICAgaWYgKCh4VGFza0dldFRpY2tDb3VudCgpID49IDQwMDApICYmIChoVGFzazMgPT0gTlVMTCkpIHsKICAgICAgICAgICAgeFRhc2tDcmVhdGUoVGFzazMsKHNpZ25lZCBwb3J0Q0hBUiAqKSAiVHMzIiwgY29uZmlnTUlOSU1BTF9TVEFDS19TSVpFLCBOVUxMLCB0c2tJRExFX1BSSU9SSVRZICsgMiwgJmhUYXNrMyk7CiAgICAgICAgfQogICAgfQp9Cgp2b2lkIFRhc2szKHZvaWQgKnBhcmFtcykgewoJZm9yICg7OykKCQl7CgkJX1JCMTMgPX4gX1JCMTM7CgkJdlRhc2tEZWxheSgxMDAwKTsKCQl9Cn0KCgoKaW50IG1haW4oIHZvaWQgKQp7CgkvKiBDb25maWd1cmUgYW55IGhhcmR3YXJlIHJlcXVpcmVkIGZvciB0aGlzIGRlbW8uICovCglwcnZTZXR1cEhhcmR3YXJlKCk7CgoJeFRhc2tDcmVhdGUoVGFzazEsIChzaWduZWQgcG9ydENIQVIgKikgIlRzMSIsIGNvbmZpZ01JTklNQUxfU1RBQ0tfU0laRSwgTlVMTCwgdHNrSURMRV9QUklPUklUWSArIDEsIE5VTEwpOwoJeFRhc2tDcmVhdGUoVGFzazIsIChzaWduZWQgcG9ydENIQVIgKikgIlRzMiIsIGNvbmZpZ01JTklNQUxfU1RBQ0tfU0laRSwgTlVMTCwgdHNrSURMRV9QUklPUklUWSArIDMsIE5VTEwpOwoJCgkKCS8qIEZpbmFsbHkgc3RhcnQgdGhlIHNjaGVkdWxlci4gKi8KCXZUYXNrU3RhcnRTY2hlZHVsZXIoKTsKCglyZXR1cm4gMDsKfQovKi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tKi8KCnZvaWQgaW5pdFBMTCh2b2lkKQp7Ci8vIENvbmZpZ3VyZSBQTEwgcHJlc2NhbGVyLCBQTEwgcG9zdHNjYWxlciwgUExMIGRpdmlzb3IKCVBMTEZCRCA9IDQxOyAJCS8vIE0gPSA0MyBGUkMKCS8vUExMRkJEID0gMzA7IAkJLy8gTSA9IDMyIFhUCglDTEtESVZiaXRzLlBMTFBPU1Q9MDsgCS8vIE4xID0gMgoJQ0xLRElWYml0cy5QTExQUkU9MDsgCS8vIE4yID0gMgoKLy8gSW5pdGlhdGUgQ2xvY2sgU3dpdGNoIHRvIEludGVybmFsIEZSQyB3aXRoIFBMTCAoTk9TQyA9IDBiMDAxKQoJX19idWlsdGluX3dyaXRlX09TQ0NPTkgoMHgwMSk7CS8vIEZSQwoJLy9fX2J1aWx0aW5fd3JpdGVfT1NDQ09OSCgweDAzKTsJLy8gWFQKCV9fYnVpbHRpbl93cml0ZV9PU0NDT05MKDB4MDEpOwoKLy8gV2FpdCBmb3IgQ2xvY2sgc3dpdGNoIHRvIG9jY3VyCgl3aGlsZSAoT1NDQ09OYml0cy5DT1NDICE9IDBiMDAxKTsJLy8gRlJDCgkvL3doaWxlIChPU0NDT05iaXRzLkNPU0MgIT0gMGIwMTEpOwkvLyBYVAoKLy8gV2FpdCBmb3IgUExMIHRvIGxvY2sKCXdoaWxlKE9TQ0NPTmJpdHMuTE9DSyE9MSkge307Cn0KCnN0YXRpYyB2b2lkIHBydlNldHVwSGFyZHdhcmUoIHZvaWQgKQp7CgkvL0FEUENGRyA9IDB4RkZGRjsJCQkJLy9tYWtlIEFEQyBwaW5zIGFsbCBkaWdpdGFsIC0gYWRhdWdhdAoJdlBhclRlc3RJbml0aWFsaXNlKCk7Cglpbml0UExMKCk7Cn0KCgo=